Multi-level inverter received great attention, because of its less harmonic content, low voltage stress and small switch loss. With the application of space vector pulse width modulation (SVPWM) control algorithm, the precision, responding time, security and stability of the pulse width gating signals can be improved conspicuously. In this article, we will make a conclusion about the normal topology and the control algorithm of the multi-level inverter.
INTRODUCTION
As the high power electronic equipment with the high pressure has been developing, the inverter has gradually turned to be the three-level or multi-level from the two-level [1] [2] [3] [4] [5] . The three-level inverter-one kind of relatively mature topological circuit about multi-level inverters, which owns such advantages as the big output capacity, the high output voltage and the small content of the current harmonics. In the field of the frequency control on the high pressure and high-power ac motor, the three-level inverter has been widely put into use [6] [7] [8] . In this article, we will make a conclusion about the normal topology and the control algorithm of the three-level inverter.
THETOPOLOGY OF THE MULTI-LEVEL INVERTER The Topology of The I-type Three-level Diode Clamped Inverter
The concept of the multi-level neutral-point-clamped inverter was firstly presented in 1980 by a Japanese scholar named A. Nabae [9] . The topological structure is shown in the figure 1. In figure 1 , the three-level inverter's power is supplied by two tandem power sources whose voltage are both Udc, thus the voltage in the direct current side is double Udc. In the both sides of the DC power, there are C1 and C2 as the two tandem capacitances, which play the role in bisecting the voltage of the DC power source. As a result, the voltage between the center point and the ground is Udc. Qxi(i=1~4, x=u,v,w) are same IGBT, Dxi(i=1~4, x=u,v,w) are diodes anti-paralleled with IGBT.
The Topology of The T-type Three-level Diode Clamped Inverter
Another normal topological structure of this kind of inverter is the T-type topology, which is shown in the figure 2.The difference between the T-type and the I-type is that the two switch Qx2 and Qx3(x=u, v, w) are connected in series between the center point O and the connection point of the switches Qx1 and Qx4 (x=u, v, w). In the working process of the T-type three-level inverter, when the output voltage is 2Udc, it just need to open the Qx1 (x=u, v, w); when the voltage is 0, it just need to open Qx4 (x=u, v, w). 
THECONTROL ALGORITHMOF THE THREE-LEVEL INVERTER
We now have several kinds of control algorithms of the three-level inverter, which include SPWM [10] , SHEPWM [11] and SVPWM. Among these algorithms, as the result of these characteristics such as the high voltage utilization ratio, the low harmonic content of output waveform, and the easiness in digital realization, the space vector module method(SVPWM) become the relatively popular control algorithm.
The Space Vector Partition
Each phase's bridge has P, O and N-three kinds of output condition. The condition P means the output voltage is 2Udc; the condition O means the output voltage is Udc; and the condition N means the output voltage is 0. As a result, the three-level inverter can compound 3*3*3=27 kinds of space voltage vector, among which there 19 kinds are useful. The label and spatial distribution of the space voltage vector are shown in the figure3.
According to the size of these vector norms, we can divide the space voltage vectors into 4 kinds: the zero vectors, the short vectors, the middle vectors, and the long vectors. U0(NNN,PPP,OOO) belongs to the zero vectors; U1(ONN,POO), U2(OON,PPO), U3(NON,OPO), U4(NOO,OPP), U5(NNO,OOP), U6(ONO,POP) belong to the short vectors; U7(PON), U8(OPN), U9(NPO), U10(NOP), U11(ONP), U12(PNO) belong to the middle vectors; U13(PNN), U14(PPN), U15(NPN), U16(NPP), U17(NNP), U18(PNP) belong to the long vectors. The big hexagon area made by these connected 6 vertices of the long vectors includes all the target vector vertex, in which these 6 long vectors have divided the area into 6 triangle sectors (Sector0-Sector5). The space vector diagram of the three-level inverter is composed with 6 small hexagons constituted by conventional two-level space vectors, and each small hexagon use the vertex of the internal small hexagon, showed in figure 4 , as the center. The three-level voltage space vector plane uses U0 as the center, while if we want to simplify it as two-level, it is necessary to transfer the reference voltage space vector into the small hexagon, and use the small hexagon as the synthesis expectation to export the voltage space vector plane. Utilizing the formula (1) to convert the reference voltage vector.
As the case of i=1 shows, after the transformation, the reference voltage vector will be like the figure 5 showing. We can get formula (2).
In formula (2):U1ref = Uref-U1; U1-1 = U13-U1; U1-2 = U7-U1;U1-0 = U1-U1; Ts is the PWM control period; t1 is vector U1-1 acting time; t2 is vector U1-2 acting time; t0 is vector U1-0 acting time.
Simultaneously adding TsU1 to the both sides of the formula (2), the simplified result is this:
By the things above, we can get to know that the action time of the three-level space vector calculated by utilizing the two-level SVPWM is equivalent. As a result, when the reference voltage vector stands in other sectors, we can also convert the three-level SVPWM into two-level to calculate. 
CONCLUSIONS
This article has introduced several kinds of normal topology and control algorithm of the three-level inverter, analyzed characteristics of these structures, and also simply deduced the calculating process of the three-level inverter SVPWM. In general, compared to the conventional two-level inverter, the three-level inverter has the smaller harmonic content of the output waveform, the more similarities between the output waveform and the sine wave, and the better overall performance.
